MC10ELT21D |
RFQ for MC10ELT21D Required Field |
 |
| Technical/Catalog Information | MC10ELT21D |
| Vendor | ON Semiconductor |
| Category | Integrated Circuits (ICs) |
| Package / Case | 8-SOIC |
| Packaging | Tube |
| Input Type | PECL |
| Output Type | TTL |
| Supply Voltage | 4.75 V ~ 5.25 V |
| Data Rate | - |
| Number of Channels | 1 |
| Operating Temperature | -40°C ~ 85°C |
| Lead Free Status | Contains Lead |
| RoHS Status | RoHS Non-Compliant |
| Other Names | MC10ELT21D MC10ELT21D MC10ELT21DOS ND MC10ELT21DOSND MC10ELT21DOS |
| Product | Manufacturers | Pack | D/C |
| MC10ELT21D | - | - | 2003+ |
The MC10ELT/100ELT21 is a differential PECL to TTL translator. Because PECL (Positive ECL) levels are used only +5V and ground are required. The small outline 8-lead SOIC package and the single gate of the ELT21 makes it ideal for those applications where space, performance and low power are at a premium. Because the mature MOSAIC 1.5 process is used, low cost can be added to the list of features.
The VBB output allows the ELT21 to also be used in a single-ended input mode. In this mode the VBB output is tied to the IN input for a non-inverting buffer or the IN input for an inverting buffer. If used the VBB pin should be bypassed to ground via a 0.01F capacitor.
The ELT21 is available in both ECL standards: the 10ELT is compatible with positive MECL 10H logic levels while the 100ELT is compatible with positive ECL 100K logic levels.
Features |
| · 3.5ns Typical Propagation Delay·Differential PECL Inputs· Small Outline SOIC Package· 24mA TTL Output· Flow Through Pinouts |
|
Symbol |
Parameter |
Value |
Unit |
|
VCC |
DC Supply Voltage (Referenced to GND) |
7.0 |
V |
|
TA |
Operating Temperature Range (In Free-Air) |
40 to 85 |
|
|
TSTG |
Storage Temperature Range |
55 to +150 |
